FAIRCHILD

SEMICONDUCTOR

74VCXH162373

Low Voltage 16-Bit Transparent Latch with Bushold and 26Ω Series Resistors in Outputs

General Description

The VCXH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The VCXH162373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The VCXH162373 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address driver, clock drivers and bus transceivers/transmitters.

The 74VCXH162373 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with output compatibility up to 3.6V.

The 74VCXH162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors

January 2000

Revised March 2000


- 26Ω series resistors in outputs
- t_{PD} (I_n to O_n) 3.3 ns max for 3.0V to 3.6V V_{CC}
 - 4.5 ns max for 2.3V to 2.7V V_{CC} 9.0 ns max for 1.65V to 1.95V V_{CC}
- Static Drive (I_{OH}/I_{OL}) ±12 mA @ 3.0V V_{CC} ±8 mA @ 2.3V V_{CC}
 - ±3 mA @ 1.65V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance: Human body model > 2000V Machine model > 200V

Ordering Code:

Ordering Number	Package Number	Package Description
74VCXH162373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74VCXH162373MTX (Note 1)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Use this Order Number to receive devices in Tape and Reel.





Pin Descriptions

Pin Names	Description
0E _n	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I ₀ —I ₁₅	Bushold Inputs
O ₀ –O ₁₅	Outputs

Connection Diagram

		_	
0E1 -		48	- LE1
0 ₀ —	2	47	- 1 ₀
o ₁ —	3	46	- <u>`</u>
GND —	4	45	— GNC
0 ₂ —	5	44	— 1 ₂
0 ₃ —	6	43	— I ₃
v _{cc} –	7	42	— v _{cc}
0 ₄ —	8	41	— I ₄
0 ₅ —	9	40	— 1 ₅
GND —	10	39	— GNC
0 ₆ —	11	38	— 1 ₆
0 ₇ —	12	37	- 1 ₇
0 ₈ —	13	36	- 1 ₈
0 ₉ —	14	35	- I ₉
GND —	15	34	— GNE
0 ₁₀ —	16	33	— 4o
o ₁₁ —	17	32	— h i
v _{cc} –	18	31	— v _{cc}
0 ₁₂ —	19	30	- I ₁₂
0 ₁₃ —	20	29	— I _{1 3}
GND —	21	28	- GNE
014 —	22	27	— I _{1 4}
0 ₁₅ —	23	26	- 1 ₁₅
OE ₂	24	25	LE2

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
Н	L	Н	н
L	L	х	O ₀
	Inputs		Outputs
LE ₂	Inputs \overline{OE}_2	I ₈ –I ₁₅	Outputs O ₈ –O ₁₅
LE ₂ X		I ₈ -I ₁₅ X	
-	0E2		0 ₈ -0 ₁₅
X	OE ₂	X	0 ₈ -0 ₁₅ Z

= HIGH Voltage Level н L

= LOW Voltage Level = Immaterial (HIGH or LOW, control inputs may not float)


X Z = High Impedance


O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

Functional Description

The 74VCXH162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the ${\rm I}_{\rm n}$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

Logic Diagram





www.fairchildsemi.com

Absolute Maximum Ra	tings(Note 2)	Recommended Operatin	g		
Supply Voltage (V _{CC})	-0.5V to +4.6V	Conditions (Note 4)			
DC Input Voltage (VI)		Power Supply			
OE _n , LE _n	-0.5V to 4.6V	Operating	1.65V to 3.6V		
$I_0 - I_{15}$	–0.5V to V _{CC} + 0.5V	Data Retention Only	1.2V to 3.6V		
Output Voltage (V _O)		Input Voltage	–0.3V to V _{CC}		
Outputs 3-STATED	-0.5V to +4.6V	Output Voltage (V _O)			
Outputs Active (Note 3)	–0.5V to V _{CC} +0.5V	Output in Active States	0V to V _{CC}		
DC Input Diode Current (IIK)		Output in "OFF" State	0.0V to 3.6V		
$V_{I} < 0V$	–50 mA	Output Current in I _{OH} /I _{OL}			
DC Output Diode Current (I _{OK})		$V_{CC} = 3.0V$ to 3.6V	±12 mA		
V _O < 0V	–50 mA	$V_{CC} = 2.3V$ to 2.7V	±8 mA		
$V_{O} > V_{CC}$	+50 mA	V _{CC} = 1.65V to 2.3V	±3 mA		
DC Output Source/Sink Current		Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$		
(I _{OH} /I _{OL})	±50 mA	Minimum Input Edge Rate (Δt/ΔV)			
DC V _{CC} or GND Current per		$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V		
Supply Pin (I _{CC} or GND)	±100 mA	Note 2: The Absolute Maximum Ratings are those			
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Rat- ings. The "Recommended Operating Conditions" table will define the condi- tions for actual device operation.			

Note 3: I_O Absolute Maximum Rating must be observed. Note 4: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V $< V_{CC} \leq 3.6V)$

Symbol	Paramet	er	Conditions	V _{CC} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage			2.7–3.6	2.0		V
V _{IL}	LOW Level Input Voltage			2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	2.7–3.6	V _{CC} - 0.2		V
			I _{OH} = -6 mA	2.7	2.2		V
			I _{OH} = -8 mA	3.0	2.4		V
		I _{OH} = -12 mA	3.0	2.2		V	
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.7–3.6		0.2	V
		I _{OL} = 6 mA	2.7		0.4	V	
			I _{OL} = 8 mA	3.0		0.55	V
			I _{OL} = 12 mA	3.0		0.8	V
I _I	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	2.7–3.6		±5.0	μA
		Data Pins	$V_I = V_{CC}$ or GND	2.7–3.6		±5.0	μA
I _{I(HOLD)}	Bushold Input Minimum		V _{IN} = 0.8V	3.0	75		μA
	Drive Hold Current		V _{IN} = 2.0V	3.0	-75		μΑ
I _{I(OD)}	Bushold Input Over-Drive		(Note 5)	3.6	450		μA
	Current to Change State		(Note 6)	3.6	-450		μΑ
I _{OZ}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.7-3.6		±10	μA
			$V_I = V_{IH} \text{ or } V_{IL}$	2.7-3.0		10	μΛ
I _{OFF}	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.7–3.6		20	μΑ
			$V_{CC} \le (V_O) \le 3.6V$ (Note 7)	2.7–3.6		±20	μA
ΔI_{CC}	Increase in I _{CC} per Input		$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μA

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: Outputs disabled or 3-STATE only.

74VCXH162373

74VCXH162373

DC Electrical Characteristics (2.3V \leq V _{CC} \leq 2.7V)									
Symbol	Parameter		Conditions	V _{CC} (V)	Min	Max	Units		
V _{IH}	HIGH Level Input Voltage			2.3 – 2.7	1.6		V		
V _{IL}	LOW Level Input Voltage			2.3 – 2.7		0.7	V		
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	2.3 – 2.7	V _{CC} - 0.2		V		
				2.3	2.0		V		
			$I_{OH} = -6 \text{ mA}$	2.3	1.8		V		
			I _{OH} = -8 mA	2.3	1.7		V		
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.3 – 2.7		0.2	V		
			I _{OL} = 6 mA	2.3		0.4	V		
			I _{OL} = 8 mA	2.3		0.6	V		
I _I	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	2.3 – 2.7		±5.0	μΑ		
		Data Pins	$V_I = V_{CC}$ or GND	2.3 – 2.7		±5.0	μA		
I _{I(HOLD)}	Bushold Input Minimum		$V_{IN} = 0.7V$	2.3	45		μA		
	Drive Hold Current		V _{IN} = 1.6V	2.3	-45		μΑ		
I _{I(OD)}	Bushold Input Over-Drive		(Note 8)	2.7	300		μA		
	Current to Change State		(Note 9)	2.7	-300		μΛ		
I _{OZ}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.3 – 2.7		±10	μA		
			$V_I = V_{IH} \text{ or } V_{IL}$	2.5 - 2.1		10	μΑ		
I _{OFF}	Power-OFF Leakage Current		$0 \le (V_0) \le 3.6V$	0		10	μΑ		
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.3 – 2.7		20	μΑ		
			$V_{CC} \leq (V_O) \leq 3.6V \text{ (Note 10)}$	2.3 – 2.7		±20	μΑ		

Note 8: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 9: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 10: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Paramet	er	Conditions	V _{CC} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage			1.65 - 2.3	$0.65 imes V_{CC}$		V
V _{IL}	LOW Level Input Voltage			1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		V
			I _{OH} = -3 mA	1.65	1.25		V
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	1.65 - 2.3		0.2	V
		I _{OL} = 3 mA	1.65		0.3	V	
l _l	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μΑ
		Data Pins	$V_I = V_{CC}$ or GND	1.65 - 2.3		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum		V _{IN} = 0.57V	1.65	25		μA
	Drive Hold Current		V _{IN} = 1.07V	1.65	-25		μА
I _{I(OD)}	Bushold Input Over-Drive		(Note 11)	1.95	200		۸
	Current to Change State		(Note 12)	1.95	-200		μA
l _{oz}	3-STATE Output Leakage	3-STATE Output Leakage		1.65 - 2.3		±10	
			$V_I = V_{IH} \text{ or } V_{IL}$	1.00 - 2.5		±ΙΟ	μA
I _{OFF}	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μΑ
			V _{CC} ≤ (V _O) ≤ 3.6V (Note 13)	1.65 – 2.3	1	±20	μΑ

Note 11: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 12: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 13: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 14)

	Parameter	T _A = -40°C to +85°C, C _L = 30 pF, R _L = 500 Ω						
Symbol		V _{CC} = 3.	V $_{CC}$ = 3.3V \pm 0.3V		V $_{CC}$ = 2.5V \pm 0.2V		$3V \pm 0.15V$	Units
		Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Prop Delay I _n to O _n	0.8	3.3	1.0	4.5	1.5	9.0	ns
t _{PHL} , t _{PLH}	Prop Delay LE to O _n	0.8	3.6	1.0	4.9	1.5	9.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.9	1.0	5.4	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	4.0	1.0	4.4	1.5	7.9	ns
t _S	Setup Time	1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL}	Output to Output Skew		0.5		0.5		0.75	ns
t _{OSLH}	(Note 15)		0.5		0.5		0.75	ns

Note 14: For $C_L = 50_PF$, add approximately 300 ps to the AC maximum specification.

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics


Symbol	Parameter	Conditions	v _{cc} (V)	T _A = +25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	1.8	0.15	
			2.5	0.25	V
			3.3	0.35	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
•,			Typical	
CIN	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_{I} = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	рF
		V _{CC} = 1.8V, 2.5V or 3.3V	20	ы


74VCXH162373

www.fairchildsemi.com



www.fairchildsemi.com

6



www.fairchildsemi.com

7